Por favor utiliza este link para citar o compartir este documento: http://repositoriodigital.academica.mx/jspui/handle/987654321/85615
Título: A noise tolerant technique for submicron dynamic digital circuits
Palabras clave: Crosstalk
noise tolerance
CMOS integrated circuits
Fecha de publicación: 31-Jul-2012
Editorial: Revista mexicana de física
Descripción: Signal integrity issues are a main concern in high performance circuits due to technological advancement. The smaller size of the CMOS transistors together with the increasing use of dynamic logic has brought signal integrity issues to the forefront. Hence it is necessary to develop noise-tolerant circuit techniques that will tolerate noise effects with slight performance penalties. In this paper a new noise tolerant dynamic digital circuit technique is proposed and demonstrated. Simulation results for CMOS AND gate show that the proposed technique has an improvement in the ANTE metric of 3.4x over conventional dynamic logic. A one-bit carry look-ahead adder implemented with the proposed technique has been designed and fabricated using an AMS 0.35 μm CMOS N-well process. The experimental results show the noise immunity improvements of ANTE by 2.1x over the conventional dynamic circuit.
Other Identifiers: http://www.scielo.org.mx/scielo.php?script=sci_arttext&pid=S0035-001X2007000100011
Aparece en las Colecciones:Revista Mexicana de Física

Archivos de este documento:
No hay archivos asociados a este documento.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.